

## U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

## INFORMATION DISCLOSURE CITATION BY APPLICANT

(USE SEVERAL SHEETS IF NECESSARY)

SERIAL NO. ATTY. DOCKET NO. 32809 09/615938 APPLICANT:

Kenji Shimazaki et al.

GROUP ART FILING DATE: UNIT: July 13, 2000 2858

				U.S. P	AICH	DOCUME		Class	Subclas	S Filing Date
niner itial		Do	cument No.	Date		Name		Class	1	Appropriate
PWB.	A	$\vdash$	5,117,377	5/1992		Finman	703/2		1 500	8
THUS THUB	В	$\vdash$	5,479,440	12/1995		Esfahani		127	1 54	()
	С							+-	+-	
	D							+		
	Е			-	-			+-		4
	F				*** *** **	ENT DOC	IMENTS	S		
			100			Country		lass	Subclass	Translation
	T		Document N	o. D	ate	Country	-	-		
	1	;					$\dashv$			
	1	H				4.1	1			
						27.1	. Date P	eninent l	ages, Eic.	.)
		0	THER REFE	RENCES	(Includi)	ig Author, Till	e, Date, P	ertinent i	ages, Etc.	nal
w/	ß	-	"di/dt Noise is	n CMOS I	ntegrated	Circuits", Ana	alog Interat	led Circu	its and Dig	
ILICO	- 1 -		"di/dt Noise in Processing, 14 "EMI-Noise	n CMOS I 4, 1997, p Analysis w	ntegrated p. 113-12 nder ASI	Circuits", Ana 29. C Design Envi	ronment",	Proc. ISI	PD '99, 19	99, pp. 16-21
M <sub>M</sub>	S.		"di/dt Noise in Processing, 14 "EMI-Noise A "Interconnect TRANSACTI	n CMOS I 4, 1997, p Analysis un and Circu IONS ON	ntegrated p. 113-12 nder ASI it Modeli COMPO	Circuits", Ana 29. C Design Envir ing Techniques NENTS, PAC 21, NO. 3,	ronment", for Full-C KAGING, AUGUST	Proc. ISI Chip Pow AND M 1998, pp	PD '99, 19 er Noise A ANUFAC . 209-215.	199, pp. 16-21 Inalysis", IEE TURING
ILL H	B 1		"di/dt Noise in Processing, 12 "EMI-Noise / "Interconnect TRANSACT TECHNOLO "Power Supp	n CMOS I 4, 1997, p Analysis un and Circu IONS ON GY-PART	ntegrated p. 113-12 nder ASI it Modeli COMPO B. VOI	Circuits", And 29. C Design Envir ing Techniques NENTS, PAC 21, NO. 3,	ronment", for Full-C KAGING, AUGUST or Deep-Su	Proc. ISI Chip Pow AND M 1998, pp	PD '99, 19 er Noise A ANUFAC . 209-215.	p99, pp. 16-21 malysis", IEE TURING p Design",
inc	B 1	ı K	"di/dt Noise in Processing, 14" "EMI-Noise A" "Interconnect TRANSACT! TECHNOLO "Power Supp Proc. 34th D.	n CMOS I 4, 1997, p Analysis un and Circu IONS ON GY-PART bly Noise / AC, Jun.	ntegrated p. 113-12 nder ASI it Modeli COMPO B. VOI Analysis 1 1997, pp.	Circuits", Ana 29. C Design Envir ing Techniques NENTS, PAC 21, NO. 3, Methodology for 1-6.	ronment", for Full-C KAGING, AUGUST or Deep-Su	Proc. ISI Chip Pow AND M 1998, pp ubmicron ixed-Sigr Papers, p	PD '99, 19 er Noise A ANUFAC. 209-215. VLSI Chi al Design p. 37-38.	nalysis", IEEI TURING p Design", Verification",
iuc	B 1	K L	"di/dt Noise in Processing, 14" "EMI-Noise #Interconnect TRANSACT! TECHNOLO "Power Supp Proc. 34th D. "A Macrosce 1997 Sympol" "Design Me	n CMOS I 4, 1997, p Analysis un and Circu IONS ON IGY-PART oly Noise AC, Jun.	ntegrated p. 113-12 nder ASI it Modeli COMPO B. VOL Analysis 1997, pp- rate Nois LSI Circ	Circuits", Ana 29. C Design Envir ing Techniques NENTS, PAC 21, NO. 3, Methodology for 1-6.	ronment", for Full-C KAGING, AUGUST or Deep-Su till Chip M Technical I	Proc. ISI Chip Pow AND M 1998, pp abmicron ixed-Sigr Papers, p	PD '99, 19 er Noise A ANUFAC 209-215. VLSI Chi al Design p, 37-38. Proc. 35th	p Design",  Verification",  DAC, Jun.

Examiner:

\*Examiner:

Initial if reference considered, regardless of whether citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.